Abstract: A state-of-the-art energy-efficient switching scheme for successive approximation register (SAR) analogue-to-digital converter (ADC) is proposed in this letter. With this proposed switching scheme, the average switching energy can be reduced by 98.8% compared to the conventional approach, and 75% of the chip area can be saved. While combining with an integer-based split-capacitor structure, both the average switching energy and chip area can be approximately reduced further by half. Yet, nonlinearity analysis and Monte Carlo simulation indicate that perfect linearity is still maintained.
included in SAR ADC, capacitive DACs contribute the bulk of total power. During the past several years, great efforts have been made to develop energy-efficient switching schemes for SAR ADCs to reduce the switching energy [1, 2, 3, 4, 5, 6] . Compared to the conventional switching scheme, the set-and-down scheme of [1] and Vcm-based scheme of [2] realize a reduction of 81.2% and 87.5% separately in switching power. The MCS scheme of [3] and tri-level scheme of [4] can reach a reduction of 93.7%, 96.9%, respectively. The Vcm-based monotonic scheme of [5] , asymmetric monotonic switching scheme of [6] and the mixed switching scheme [7] can reach a reduction of 97.7%, 98.5% and 87.5%, separately. However, with this proposed switching scheme, the switching energy and the chip area required can be reduced by 98.8% and 75% separately. While combined with the integerbased architecture, the switching energy and the chip area can be reduced further by half.
2 Principle of energy saving for the capacitor array 2.1 Proposed switching scheme for SAR ADC Three effective solutions to improve the energy efficiency for SAR ADC is to optimize the switching scheme, to decrease the total number of capacitors utilized, and to minish the capacitance of the unit-capacitor C u .
The proposed switching scheme for 4-bit SAR ADC is illustrated in Fig. 1 . Adopting top-plated sampling technology, the first comparison is performed directly after sampling, and the switching energy is zero. The bottom-plates of capacitors are initially loaded with the sequence of ½Vcm; 0; Á Á Á ; 0, where Vcm, representing the common-mode voltage, is half of Vref. Once the MSB is obtained, if Vip > Vin, all the capacitors at the positive side remain unchanged while at the negative side, the bottom-plate of the MSB capacitor is switched from Vcm to Vref, and the bottom-plates of all the LSBs are all switched from 0 to Vcm. This operation would level the voltage at the negative side up by 1/2Vref, but consumes no energy. The case of Vip < Vin is dealt with in the similar way. After the second comparison circle, if Vip > Vin, the voltage on the bottom-plate of the MSB capacitor at the positive side is decreased by 1/2Vref, while all the other capacitors remain unchanged. This operation would lower the voltage at the positive side by 1/4Vref, and also consumes no energy. The case of Vip < Vin is also dealt with in the similar way.
Based on the above analysis, the conclusion that no energy is consumed during the first three comparison circles can be drawn. Since the bulk of the switching energy is consumed during the first several comparison circles, the proposed switching scheme would be more energy efficient than the other existing schemes. The average switching energy for 10-bit SAR with the proposed switching scheme proves to be 15.8C Vref 2 , reduced by 98.8% compared to that with the conventional scheme.
Proposed architecture of the capacitive DAC
Switching the dummy capacitor only at one side of the capacitor array, either the positive side or the negative side, enables us to obtain the LSB bit. Together with top-plated sampling technology, the number of the total capacitors achieves 4Â reduction over the conventional approach. In this letter, a 2-times integer-based split capacitor array [7] is employed to improve the energy efficiency and save chip area further. Fig. 2a shows the capacitor array utilized in Fig. 1 , while Fig. 2b shows the proposed capacitor array. Consequently, for N-bit SAR ADC, the number of capacitors Num can be reduced to: It is approximately 2Â reduction over the schemes proposed in [3, 4, 5, 6] , that is, 8Â reduction over the conventional approach.
Switching energy and nonlinearity analyses
Combining the proposed switching scheme and the integer-based split capacitor array, a more energy-efficient and area-saving strategy for SAR ADC is realized. For the case of N-bit resolution, the average switching energy can be fit by the following formula.
Static performance of SAR ADC depends on both the adopted switching scheme and the employed architecture of capacitor array. Due to the MSB is mismatch independent, the worst case DNL with the proposed switching scheme occurs at 1/4VFS and 3/4VFS. Together with the split capacitor, the voltages across 2 Â ð2 NÀ3 þ 2Þ C u -elements are changed at this time. With fully differential structure, LSB turns out to be Vref =2 NÀ1 . Assuming the unit capacitor satisfies a nominal value of C u and a standard deviation of ðC u Þ, the standard deviation of the maximum DNL can be deduced as follows:
The former part under the root in formula (3) is generated by the switched capacitor while the latter part is generated by the split capacitor. So mismatch of the split capacitor would be a big restriction for high resolution. Fortunately, resolution for SAR ADC under low-power application conditions is usually no higher than 10-bit. In this case, the DNL performance depicted in (3) would not be worse than that with the conventional switching scheme on condition of the same resolution.
Simulation results
As Fig. 3 shown, on the condition of the same unit capacitor C u , behavior simulation for 10-bit differential SAR ADC is performed to make the comparison of the switching energy between this proposed switching scheme and the other existing schemes. It can be seen that the energy efficiency with the proposed switching scheme proves to be optimal.
Some specific indicators for the schemes are listed in Table I . The average switching energy with the latest published scheme, the asymmetric monotonic switching scheme, is 19.84CV ref 2 , while with the proposed scheme, it is only Together with the integer-based-split architecture, the proposed switching scheme can reduce the switching energy by 99.4% and save 87.5% the chip area 500-runs Monte-Carlo simulation on nonlinearity performance for 10-bit SAR ADC is performed in MATLAB, and a comparison is made between the conventional approach and the proposed strategy described in this letter. Let the mismatch of unit capacitor satisfy ¼ 5%, simulation results are shown in Fig. 4. Fig. 4a corresponds to the conventional approach, while Fig. 4b to the proposed strategy. It can be seen that the standard deviations of DNL and INL, with the conventional approach and the proposed strategy, are approximately equal. The root-meansquare (RMS) DNL and root-mean-square INL for each digital code are also simulated as Fig. 4 shown. Obviously, the maximum root-mean-square DNLs and the maximum root-mean-square INLs remain nearly equal.
As previously referred, resolution for low-power applications would be no higher than 10-bit. With the resolution down, it can be predicted by (3) that performance with the proposed strategy would be superior to that with the conventional approach. 
